ABSTRACT This paper reports new findings about the plasma-induced damage on silicon on thin buried oxide (BOX) transistor. The plasma charge collected by source or drain causes Vth shift, which depends on BOX thickness. In addition, the observation was made that the plasma charge collected by an antenna which is connected to the gate electrode has the same degradation effect as an antenna with the same size but being connected to drain or source. The mechanism of this phenomenon is investigated with various test structures.
I. INTRODUCTION
Silicon on thin buried oxide (SOTB) device is attracting attention as a solution for ultra-low power application because of its small threshold voltage (Vth) variability and back bias controllability [1] - [3] . Even in conventional CMOS technology, plasma induced damage (PID) in the fabrication process is one of the concerns for getting stable device performance. In addition, since active area on SOTB transistor is isolated from the substrate by the buried oxide (BOX) layer, the effect of plasma induced damage in SOTB devices is expected to be different from that in bulk devices. In the case of bulk devices, the source and the drain (S/D) act as discharge path, as schematically illustrated in Fig. 1 . On the other hand, plasma charge collected by S/D of a SOTB transistor is not discharged to the substrate. As reported in several papers [4] - [6] , this plasma charge collected by S/D may deteriorate device characteristics in SOI devices. In this paper, we will study the antenna effect and report new findings about the antenna effect in the SOTB transistor of a 65nm technology.
II. EXPERIMENTAL DETAILS
Two samples with different BOX thickness of 10nm and 15nm are fabricated using 65nm SOTB technology. The gate structure is Poly-Si/high-k/SiON [2] . In this study, core MOS FET was measured. The gate inversion thickness is about 2.7nm. Interconnect structures consist of 7 Cu layers and 1 Al pad layer.
We prepared the test keys which have the antenna connected to the gate, source and drain respectively. Antennas are formed by stacked Cu layers with the geometry of fish bone type for all gate and source/drain terminals. Although the thicknesses of 7 Cu layers are not all the same, the PID of each Cu layer is assumed as the same on the basis of the model that the plasma damage in Cu process is induced at the dielectric deposition after Cu formation. The antennas are located within a range of 250µm from the transistor.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. 825 Fig . 2 shows the schematic image of a basic test key structure in this study. It should be noted that protection diodes are added to avoid PID of the Al pad layer. Unless stated explicitly, the transistor test structure doesn't have protection diode for Cu layers. In case that any PID damage from Cu layers should be eliminated, the protection diodes with an area of 100µm 2 are connected via 1 st Cu metal, as described in Fig. 7 (b) . The test keys are probed and measured on wafer level using Keysight Technologies 4075 semiconductor parameter analyzer. The Vth values of transistors are extracted by the constant current method at Vds = 0.75V and Vbs = 0V. Any electrical stress after the process is not applied before measuring transistors. Vth shift is determined as a differential value between the reference device without antenna and the device with antenna.
III. VTH SHIFT BY PLASMA CHARGE ON SOTB TRANSISTOR
First, we compared the gate antenna effect and drain antenna effect for the samples with different BOX thickness.
The Vth shift of NMOS is plotted as a function of metal area connected to gate ( Fig. 3 ) and to drain ( It should be noted that the amount of Vth shift is almost the same for the gate antenna and the drain antenna. In addition, the Vth map of a wafer is also similar for the gate and the drain antennas (data are not shown). It should be also noted that both the gate and the drain antenna effects depend on the BOX thickness.
Then, the samples with various combinations of gate antenna, source antenna, and drain antenna are measured. The Vth shift values of those samples are plotted as a function of the total metal area which is connected to the gate and the S/D of SOTB transistor (Fig. 5) . It should be noted that the values recorded for the Vth shift are on the same trend, which indicates that the gate and the S/D antennas have the same effect on a SOTB device.
A possible model of this phenomenon is schematically illustrated in Fig. 6 . Since scaled devices consist of a thin gate dielectric layer, the direct tunneling gate leakage current is high. Therefore, the conventional gate antenna degradation 826 VOLUME 7, 2019 effect is relaxed, because hardly any traps are formed by the plasma charging current and consequently plasma degradation in thin gate dielectrics is low. As a matter of fact, the antenna ratio of conventional gate antenna for core transistors is larger than that for I/O transistors in 65nm bulk technology. The plasma charge which passed gate dielectric layer gets into the SOI region. At this time, the plasma charge collected by the gate electrode becomes the same as the charge collected by the source/drain terminals. The plasma charges damage BOX and induce trapped charges in the BOX layer.
Since a 65nm SOTB transistor is a fully depleted SOI transistor, the fixed charges in the BOX also affect Vth by coupling effect. This model can explain why the gate antenna effect depends on BOX thickness and acts in the same way as the damage from S/D antenna.
(b) (a) In order to confirm this model, we compared the gate antenna test structure with and without protection diode for the S/D. The schematic layouts of two types of the test structure are illustrated in Fig. 7 . For the test key with S/D diode, transistor and S/D diode are connected via 1 st Cu metal layer. The corresponding Vth shift data was plotted as a function of the metal area connected to the gate in Fig. 8 . Generally, transistors with the S/D diode showed always smaller Vth shift than that without the diode. This result supports the model described in Fig. 6 . In the case that the S/D diodes exist, plasma charges which passed the gate dielectric layer discharge through the S/D diode and does not degrade the BOX layer. It can be seen that a small Vth shift remains also for the transistor with the S/D diode, which may be caused by "normal" gate antenna effect and the degradation of the MOS dielectric layer. For further discussion, three types of the layout shown in Fig. 9 are investigated. Each transistor is as follows: (i) large active and many dummy gates, (ii) large active area and only two dummy gates, (iii) small active and two dummy gates. The total active/channel area including dummy gate for each type of test structure are (i) 30.6/7.8µm 2 , (ii) 30.6/1.8µm 2 , and (iii) 6.0/1.8µm 2 respectively. All MOS transistors of Fig. 9 were implemented with and without protection diodes for gate, source and drain. In Figs. 10 and 11 the Vth shifts are shown only for the MOS transistors with protection diodes for a gate antenna or a drain antenna respectively. It should be noted that the plasma charging degradation is very similar for the gate and the drain antennas. The Vth shift of transistor with the small active area was largest both for the gate antenna and the S/D antenna. The Vth shift for (i) and (ii) was sufficiently smaller than that of (iii) type, which indicates that the active area is more important than the channel area for plasma induced damage in SOTB device. This result also supports that Vth shift is mainly caused by the damage to the BOX. However, there is still a small Vth difference between (i) and (ii) types. This result indicates dummy gate also have an influence on the antenna effect in SOTB devices. From the viewpoint of capacitance, (i) type structure has larger capacitance, which doesn't explain the larger Vth shift. From another viewpoint, (i) type structure has a larger active resistance due to many dummy gates. Therefore, it can be considered that the resistance under the dummy gates makes the charging stress higher at the center region of the active area than that at the left/right edge of the active area. Although the most important factor in a front-end-of-the-line layout seems to be the active area, the prediction of plasma induced damage in an actual layout requires a more detailed analysis. Here in this research work, only the data of the SOTB NMOS devices were shown. In the extended investigations, SOTB PMOS devices were also measured. The PMOS devices show a similar degradation characteristic as the NMOS devices (not shown here), while the Vth increases for the NMOS devices in case of PID, the |Vth| decreases for the PMOS devices.
Taking this phenomenon into account, it requires a new antenna ratio (AR) definition. The antenna ratio for a conventional gate antenna effect is defined as the ratio of metal area connected to the gate to the channel area:
Here, Antenna_g is the metal area which is connected to the MOS gate. It is suggested to define a new antenna ratio as the ratio of the total metal area connected to the gate/source/drain to the SOI active area:
Here, Antenna_s and Antenna_d are the metal areas which are connected to the source and the drain respectively. In the AR definition of (2) a protection diode term for the metal antennas is not considered or included in the AR-calculation. This would require substantial more investigations. Although a more complex model will be necessary for an accurate prediction of antenna damage in an actual layout, this model can serve as a basic model for antenna damage in the SOTB CMOS.
When this study is compared with the reported studies on SOI, the antenna behaviors are quite different. It can be assumed that one reason is the difference in the gate dielectric thickness and the BOX thickness. Since the I/O device is investigated in reference [4] , the assumption that charge pass gate dielectric layer is not applicable. Instead, the PID to gate oxide will be more sensitive in the I/O device. This work demonstrates that the antenna effects depend also on the BOX thickness. In order to predict the antenna effect in SOI device more precisely, further systematic investigation on the gate oxide thickness and the BOX thickness will be required.
IV. CONCLUSION
The antenna effect in a 65nm SOTB CMOS process is investigated. The charge collected by the gate and S/D causes similar Vth shifts. A possible model for this phenomenon is that the charges collected by the gate easily pass the thin gate dielectric layer and gets into SOI active, and then damage the BOX layer. The test structure with S/D diode removed Vth shift caused by gate antenna, which supports the suggested model. The damage to the BOX layer should be considered even for the gate antenna in SOI technology.
The phenomena observed in this study are one of the various antenna behaviors in SOI devices. Precise prediction of antenna effects requires more systematic investigations on the gate dielectric thickness and the BOX thickness.
